05/23/2005 10:25 5123940119 PAGE 03/07

Attorney Docket No. SYMM1210-2

2

Serial No.: 10/782,441 Customer ID: 38396

IN THE CLAIMS:

Please amend the claims as follows:

1. (Currently Amended) A method, comprising:

receiving a pair of input clock signals;

utilizing a stratum clock state machine to control a multiplexer,

utilizing the multiplexer to switch an input of a main clock between each of the pair of input clock signals;

inducing a phase build-out activity except when a skip timer is loaded; and transmitting an output clock signal,

wherein a main clock phase lock loop is allowed to adjust without the phase build-out activity occurring when the skip timer is loaded and a frequency offset signal is asserted.

- 2. (Original) The method of claim 1, wherein inducing the phase build-out activity includes eliminating a set of input transients.
- (Original) The method of claim 1, further comprising utilizing the stratum clock state machine to manage a plurality of phase-locked loops.
- 4. (Original) The method of claim 1, further comprising utilizing the stratum clock state machine to set the main clock to a main clock normal state
- 5. (Currently Amended) The method of claim 1, further comprising utilizing the stratum clock state machine to set the <u>a</u> main clock to a main clock freerun state.
- 6. (Currently Amended) The method of claim 1, further comprising utilizing the stratum clock state machine to set the <u>a</u> main clock to a main clock holdover state.
- 7-14. (Canceled)
- 15. (Original) The method of claim 1, further comprising setting the stratum clock state machine in a state including at least one member selected from the group consisting of: a stratum clock

05/23/2005 10:25 5123940119 PAGE 04/07

Attorney Docket No. SYMM1210-2

3

Serial No.: 10/782,441 Customer ID: 38396

state machine normal state, a stratum clock state machine freerun state, a stratum clock state machine switch state, a stratum clock state machine offset state and a stratum clock state machine holdover state.

16-26. (Canceled)

27. (Currently Amended) A computer program, comprising computer or machine readable program elements translatable for implementing a method including:

receiving a pair of input clock signals;

utilizing a stratum clock state machine to control a multiplexer;

utilizing the multiplexer to switch an input of a main clock between each of the pair of input clock signals;

inducing a phase build-out activity except when a skip timer is loaded; and transmitting an output clock signal,

wherein a main clock phase lock loop is allowed to adjust without the phase build-out activity occurring when the skip timer is loaded and a frequency offset signal is asserted.

28-48. (Canceled)